Comprehensive Verilog Tutorials

Chapter 1: Introduction & Overview of modules and proceduresChapter 2: Language Basics, Net & Register Data TypesChapter 3: Verilog Simulations & Display CommandsChapter 4: Continuous Assignments, Time Delays & TimescalesChapter 5: Verilog Operators, Timing Controls, Decisions & Looping StatementsChapter 6: RTL Models of Combinational Logic, Interactive DebuggingChapter 7: RTL models of Sequential Logic, Behavioral Models of RAMs & ROMsChapter 8: Modeling Structural DesignsChapter 9: Blocking & Non Blocking Assignments, State Machine DesignsChapter 10: File I/O, Test benches, Introduction to Synthesis Design FlowsChapter 11: Additional Behavioral Commands, Verilog Strength HandlingChapter 12: Verilog Gate Primitives, user defined PrimitivesChapter 13: Specify Blocks, SDF Back AnnotationChapter 14: Switch Primitives, Passive Device ModelingThanks to Jim Blake of Centillium, Raghav Santhanam of Synopsys & Pedro of Texas A&M University for the Tutorials and other numerous contributions.

Comprehensive Verilog Tutorials - Introduction

The history of the Verilog HDL goes back to the 1980s, when Gateway Design Automation developed Verilog-XL logic simulator, and with it a hardware description language.Cadence Design Systems acquired Gateway in 1989, and with it the rights to the language and the simulator. In 1990, Cadence put the language into the public domain, with the intention that it should become a standard, non-proprietary language.
The Verilog HDL is now maintained by a non profit making organisation, Accellera, which was formed from the merger of Open Verilog International (OVI) and VHDL International. OVI had the task of taking the language through the IEEE standardisation procedure. In December 1995 Verilog HDL became IEEE Std. 1364-1995. A revised version was published in 2001: IEEE Std. 1364-2001. This is the current version.
Accellera have also been developing a new standard, SystemVerilog, which extends Verilog. SystemVerilog is also expected to become an IEEE standard.

Comprehensive Verilog Tutorials - Welcome

This is an Introductory & Comprehensive Verilog Course, which covers..
Modeling Designs for Digital Simulation.
Modeling Designs for Synthesis.
Design Verification using Verilog HDL.
To gain the most benefit from this course, you should:
Have a background in Electronics Engineering.
Digital Components like AND, XOR, MUX, Flip-Flop, etc.
Basic Computer Architectures, knowledge of ALUs, State Machines etc.
Good Luck.